

# **CA-IF1044** Automotive CAN Transceiver with Standby Mode

# 1. Features

- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- Support classic CAN and 5 Mbps CAN FD
- Low-Current Standby Mode
- Ideal passive behavior when unpowered
  - Bus and logic terminals are high impedance (no load)
  - Power up/down with glitch free operation on bus and RXD output
- 3.0V to 5.5V Logic-Supply (V<sub>IO</sub>) Range
- Integrated protection increases robustness
  - ±58V fault-tolerant CANH and CANL
  - ±30V extended common-mode input range (CMR)
  - Undervoltage protection on V<sub>CC</sub> and V<sub>IO</sub> supply terminals
  - Transmitter dominant timeout prevents lockup, data rates down to 4 kbps
  - Thermal shutdown protection (TSD)
- Typical loop delay: 160ns
- –55°C to 150°C Junction Temperatures Range
- Available in SOIC8 and DFN8 packages
- AEC-Q100 Qualified and -40°C to 125°C Grade 1 operating temperature range

## 2. Applications

- Body electronics
- Automotive gateway
- Advanced driver assistance systems (ADAS)
- Infotainment and cluster

## 3. General Description

The CA-IF1044x devices are control area network (CAN) transceivers with integrated protection for industrial and automotive applications. These devices are designed for

using in CAN FD (flexible data rate) networks up to 5 Mbps data rate and feature  $\pm$ 58V extended fault protection on the CAN bus for equipment where overvoltage protection is required. This family of CAN transceivers also incorporate an input common-mode range(CMR) of  $\pm$ 30V, exceeding the ISO 11898 specification of -2V to +7V, well suited for applications where ground planes from different systems are shifting relative to each other.

The CA-IF1044x series devices include a dominant timeout to prevent bus lockup caused by controller error or by a fault on the TXD input. When the TXD remains in the dominant state (low) for longer than  $t_{DOM}$ , the driver is switched to the recessive state, releasing the bus and allowing other nodes to communicate. The transceivers feature a STB pin for two modes of operation: normal highspeed mode and standby mode for low current consumption. Also, the CA-IF1044Vx devices in this family provide low level translation to simplify the interface with 5V, or 3.3V low voltage CAN controllers.

The CA-IF1044x family of devices is available in a standard 8-pin narrow-body SOIC package and small size 8-pin DFN package, operates over the -55°C to +150°C junction temperature range. AEC-Q100 qualified for automotive applications.

Table	3-1.	Device	Information


Part number	Package	Package size(NOM)	
CA-IF1044S-Q1	SOIC8	4.9mm x 3.9mm	
CA-IF1044VS-Q1	SOIC8	4.9mm x 3.9mm	
CA-IF1044D-Q1	DFN8	3.0mm x 3.0mm	
CA-IF1044VD-Q1	DFN8	3.0mm x 3.0mm	



# CA-IF1044-Q1 Version 1.04,2023/01/03

# Shanghai Chipanalog Microelectronics Co., Ltd.

#### Simplified Block Diagram



# 4. Ordering Information

#### Table 4-1. Ordering Information

Part Number	Features	Package
CA-IF1044S-Q1	Pin 5 = NC	SOIC8
CA-IF1044VS-Q1	With low level translation, Pin 5 = $V_{IO}$	SOIC8
CA-IF1044D-Q1	Pin 5 = NC	DFN8
CA-IF1044VD-Q1	With low level translation, Pin 5 = $V_{IO}$	DFN8



# **Table of Contents**

1.	Featur	res	.1
2.	Applic	ations	.1
3.	Gener	al Description	.1
4.	Order	ing Information	.2
5.	Revisi	on History	.3
6.	Pin Co	onfiguration and Functions	.4
7.	Specif	ications	.5
	7.1.	Absolute Maximum Ratings	.5
	7.2.	ESD Ratings	.5
	7.3.	Recommended Operating Conditions	.5
	7.4.	Thermal Information	.5
	7.5.	Electrical Characteristics	.6
	7.6.	Switching Characteristics	.7
8.	Param	eter Measurement Information	.9
9.	Detail	ed Description1	3
	9.1.	CAN Bus Status1	13
	9.2.	Receiver1	13
	9.3.	Transmitter1	4


	9.4.	Prot	ection Functions	15
		9.4.1.	Undervoltage Lockout	15
		9.4.2.	Fault Protection	16
		9.4.3.	Thermal Shutdown	16
		9.4.4.	Current-Limit	16
		9.4.5.	Transmitter-Dominant Timeout	16
	9.5.	Unp	owered Device	17
	9.6.	Floa	ting Terminals	17
	9.7.	Ope	rating Mode	17
		9.7.1.	Normal Mode	17
		9.7.2.	Standby and Wake-up	17
10.		Applic	ation Information	18
11.		Packa	ge Information	20
12.		Solder	ing Temperature (reflow) Profile	22
13.		Tape a	nd Reel Information	23
14.		Apper	dix	24
15.		Impor	tant Statement	25


# 5. Revision History

<b>Revision Number</b>	Description	Page Changed
Version 1.00	N/A	N/A
Version 1.01	Typo error	6
Version 1.02	Update the $V_{uv_vcc}$ and $I_{LKG}$ spec.	6,7
Version 1.03	Update the $V_{10}$ Logic Supply Voltage Range	5
Version 1.04	Update Tape and Reel Information	23

# Shanghai Chipanalog Microelectronics Co., Ltd.

# 6. Pin Configuration and Functions





Pi	in #	<b>D</b> '		
CA-IF1044S-Q1 CA-IF1044D-Q1	CA-IF1044VS-Q1 CA-IF1044VD-Q1	Pin Name	Туре	Description
1	1	TXD	Digital I/O	Transmit Data Input, Drive TXD high to set the driver in the recessive state. Drive TXD low to set the driver in the dominant state. TXD is a CMOS/TTL compatible input from a CAN controller with an internal pull-up to $V_{CC}$ or $V_{IO}$ .
2	2	GND	GND	Ground.
3	3	V <sub>CC</sub>	Power	+5V Supply Voltage. Bypass $V_{CC}$ to GND with an at least $0.1 \mu F$ capacitor.
4	4	RXD	Digital I/O	Receive Data Output, RXD is LOW for dominant bus state and HIGH for recessive bus state. RXD is a CMOS/TTL compatible output from the physical bus lines CANH and CANL.
5	-	NC	NC	No connect.
-	5	V <sub>IO</sub>	Power	Logic Supply Input. V <sub>IO</sub> is the logic supply voltage for the input/output between the CAN transceiver and controller. V <sub>IO</sub> allows full compatibility from +1.8V to +5.5V logic on all digital lines. Bypass to GND with a 0.1 $\mu$ F capacitor. Connect V <sub>IO</sub> to V <sub>CC</sub> for 5V logic compatibility.
6	6	CANL	Bus I/O	CAN bus line low.
7	7	CANH	Bus I/O	CAN bus line high.
8	8	STB	Digital I/O	Standby Mode. A logic-high on STB pin or leave it open to select the standby mode. In standby mode, the transceiver is not able to transmit data and the receiver is in low-power mode. A logic-low on STB pin puts the transceiver in normal operating mode.

# Table 6-1. CA-IF1044x Pin Configuration and Description



# 7. Specifications

# 7.1. Absolute Maximum Ratings

	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	5V Bus Supply Voltage Range	-0.3	7	V
V <sub>IO</sub>	Logic Supply Voltage Range	-0.3	7	V
V <sub>BUS</sub>	CAN Bus I/O voltage range (CANH,CANL)	-70	70	V
V <sub>(DIFF)</sub>	Max differential voltage between CANH and CANL	-70	70	V
V(Logic_Input)	Logic input terminal voltage range (TXD, S)	-0.3	+7	V
V(Logic_Output)	Logic output terminal voltage range (RXD)	-0.3	+7	V
I <sub>O(RXD)</sub>	RXD (receiver) terminal output current	-8	8	mA
TJ	Virtual junction temperature range	-55	150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C
Note:		1		

1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.

# 7.2. ESD Ratings

Parameters	TEST CO	NDITIONS	VALUE	UNIT
CA-IF1044S	·			
HBM <sup>1</sup> ESD	CAN bus terminals (CANH, CANL) to G protection classification level 3B	CAN bus terminals (CANH, CANL) to GND, per AEC-Q100-002 <sup>1</sup> HBM ESD protection classification level 3B		
	Other pins, per AEC-Q100-002 <sup>1</sup> HBM	Other pins, per AEC-Q100-002 <sup>1</sup> HBM ESD protection classification level 3A		
CDM ESD	All pins	All pins		V
System Level ESD	CAN bus terminals (CANH, CANL) to GND			v
Note: 1. Per AEC Q100-002, HBM s 2. Testing on System Board L	tressing shall be in accordance with the ANSI/	/ESDA/JEDEC JS-001 specification.		

2. Testing on System Board Level.

# 7.3. Recommended Operating Conditions

	PARAMETER	MIN	ТҮР	MAX	UNIT
V <sub>CC</sub>	Supply Voltage Range	4.5		5.5	V
V <sub>IO</sub>	Logic Supply Voltage Range	3.0		5.5	V
I <sub>OH(RXD)</sub>	RXD terminal high level output current	-2			mA
I <sub>OL(RXD)</sub>	RXD terminal low level output current			2	mA

## 7.4. Thermal Information

Т	Thermal Metric		SOIC8	UNIT
R <sub>θJA</sub>	Junction to Ambient	40	170	°C/W

# 7.5. Electrical Characteristics

Over recommended operating conditions,  $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER						
		TXD=0V, STB=0V, $R_{L}$ = 60 $\Omega$ (dominant)		45	70	mA
		see Figure 8-1		45	70	IIIA
		TXD=0V, STB=0V, RL=50 Ohm (dominant)		50	80	mA
		see Figure 8-1				
		TXD=0V, STB=0V, CANH=-12V (dominant) see Figure 8-1			130	mA
I <sub>cc</sub>	5V Supply Current	TXD=V <sub>cc</sub> or V <sub>i0</sub> , STB=0V, RL=50 Ohm (recessive)		4.5	7.5	
		see Figure 8-1		4.5	7.5	mA
		TXD = STB = $V_{10}$ (standby, CA-IF1044Vx), RL = 50 Ohm		0.5	2	μA
		see Figure 8-1		0.5	3	
		TXD = STB = $V_{CC}$ (standby, CA-IF1044S-Q1/CA-IF1044D-		22	35	μΑ
		Q1), RL = 50 Ohm, see Figure 8-1		22	55	
l	1/0 Supply Current	TXD = 0V, STB = 0V, RXD open (CA-IF1044Vx)		125	300	μΑ
l <sub>iO</sub>	I/O Supply Current	TXD= V <sub>IO</sub> , STB= V <sub>IO</sub> , RXD open (CA-IF1044Vx)		70	150	μΑ
I <sub>IO</sub>	I/O Supply Current (standby)	TXD= STB= V <sub>IO</sub> , RXD open (CA-IF1044Vx)		20	33	μΑ
V <sub>uv_vcc</sub>	V <sub>CC</sub> UVLO Threshold	Rising		4.2	4.45	V
$V_{uv\_vcc}$	V <sub>CC</sub> UVLO Threshold	Falling	3.65	4.0	4.4	V
$V_{uv\_vcc\_sd}$	V <sub>CC</sub> UVLO Shutdown Threshold	Rising		1.56	1.9	V
$V_{uv\_vcc\_sd}$	V <sub>CC</sub> UVLO Shutdown Threshold	Falling	1.3	1.51	1.85	V
V <sub>UV_VIO</sub>	UVLO threshold on V <sub>IO</sub>	Rising (CA-IF1044Vx)		1.56	1.9	V
V <sub>UV VIO</sub>	UVLO threshold on V <sub>IO</sub>	Falling (CA-IF1044Vx)	1.3	1.51	1.85	V
LOGIC INTE	RFACE (Mode select input, STB)					1
VIH	High-level input voltage		0.7xV <sub>I0</sub>		•	V
VIL	Low-level input voltage		-		0.3xV <sub>lo</sub>	V
IIH	High-level input leakage current	$STB = V_{CC} = V_{IO} = 5.5V$	-2		2	μA
IIL	Low-level input leakage current	STB = 0V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5V	-200	-100	-20	μA
I <sub>lek(off)</sub>	Unpowered leakage current	STB=5.5V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1		1	μA
	ERFACE (CAN transmit data input, T)		_			
VIH	High-level input voltage		0.7xV <sub>lo</sub>			V
	<u> </u>				0.2.4/	
VIL	Low-level input voltage				0.3xV <sub>Io</sub>	V
IIH	High-level input leakage current	$TXD = V_{cc} = V_{lo} = 5.5V$	-2.5	0	1	μA
IIL	Low-level input leakage current	$TXD = 0V, V_{CC} = V_{I0} = 5.5V$	-200	-100	-20	μΑ
I <sub>lek(off)</sub>	Unpowered leakage current	TXD = 5.5V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1	0	1	μΑ
Ci	Input capacitance	$V_{IN} = 0.4*\sin(4E6*\pi*t) + 2.5V$		5		pF
LOGIC INTER	RFACE (CAN receive data output, RXD)					
V <sub>OH</sub>	High-level output voltage	Io = -2mA, see Figure 8-2	0.8xV <sub>Io</sub>			V
		Io = +2mA, V <sub>10</sub> =2.5V- 5.5V, see Figure 8-2			0.2xV <sub>Io</sub>	V
Vol	Low-level output voltage	Io = +2mA, V <sub>I0</sub> =1.8V-2.5V, see Figure 8-2			0.25xV <sub>lo</sub>	V
I <sub>lek(off)</sub>	Unpowered leakage current	STB = 5.5V, V <sub>CC</sub> = 0V, V <sub>IO</sub> =0V	-1	0	1	μA
Devices						
T <sub>TSD</sub>	Thermal shutdown temperature			190		°C
	Thermal shutdown temperature					
T <sub>TSD_HYS</sub>	threshold hysteresis			10		°C
CAN BUS DR	/	1	1			L
		TXD = low, STB = 0V, $R_L$ =50 -65 $\Omega$ , CL=open, RCM=open,	2 75		<u>л</u> г	V
Varia	Bus output voltage (dominant)	CANH, see Figure 8-1	2.75		4.5	V
V <sub>O(DOM)</sub>		TXD = low, STB = 0V, $R_L$ = 50 -65 $\Omega$ , CL=open, RCM=open,	0.5		2.25	v
		CANL, see Figure 8-1	0.5		2.25	Ň



# **Electrical Characteristics (continued)**

## Over recommended operating conditions, $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNI
CAN BUS D	RIVER				
		TXD = low, STB=0V, RL=45-50 Ohm, RCM open, see Figure 8-1	1.4	3.3	V
	Bus output differential voltage (dominant)	TXD = low, STB=OV, RL=50-65 Ohm, RCM open, see Figure 8-1	1.5	3.0	v
		TXD = low, STB = 0V, RL=2240 Ohm, RCM open, see Figure 8-1	1.5	5.0	v
V <sub>O(REC)</sub>	Bus output voltage (recessive)	$\label{eq:transformation} \begin{split} TXD=V_{CC} \mbox{ or } V_{IO}, \ V_{CC}=V_{IO}, \ STB=0V, \ RL=open, \ RCM=open, \\ CANH, CANL, \ see \ Figure \ 8-1 \end{split}$	2	3	v
M	Bus output differential voltage	TXD = high, STB=0V, $R_L$ =60 $\Omega$ , CL=open, RCM=open, see Figure 8-1	- 120	12	m١
V <sub>OD(REC)</sub>	(recessive)	TXD = high, STB=0V, no load, CL=open, RCM=open, see Figure 8-1	-50	50	۳۱
		STB=V <sub>10</sub> , RL open, RCM open, CANH	-0.1	0.1	V
V <sub>O(STB)</sub>	Bus output at standby mode	STB= V <sub>IO</sub> , RL open, RCM open, CANL	-0.1	0.1	V
		STB= V <sub>IO</sub> , RL open, RCM open, CANH-CANL	-0.2	0.2	V
I <sub>OS(SS DOM)</sub>	Short-circuit current (dominant)	TXD = low, STB=0V, CANL open, V <sub>CANH</sub> = -5V to 40V, see Figure 8-7	- 115		m
00(00_0011)		TXD = low, STB=0V, CANH open, V <sub>CANL</sub> = -5V to 40V, see Figure 8-7		115	
I <sub>OS(SS_rec)</sub>	Short-circuit current (recessive)	TXD = high, STB=0V, V <sub>BSU</sub> = CANH = CANL = -27V to 32V, see Figure 8-7	-6	6	m
V <sub>SYM</sub>	Transient symmetry (dominant or recessive)	R <sub>L</sub> = 60 Ω, STB=0V, R <sub>CM</sub> open, C <sub>split</sub> =4.7nF, RCM open , TXD = 250kHz, 1MHz, 2.5M Hz, see Figure 8-1	0.9	1.1	V/
V <sub>SYM_DC</sub>	DC Output symmetry (dominant or recessive)	RL =60 $\Omega$ , STB = 0, R <sub>CM</sub> open, see Figure 8-1	-0.4	0.4	v
CAN RECEI	/ER				
		CANH or CANL to GND, RXD output valid, see Figure	-30	+30	
V <sub>CM</sub>	Common-mode input range	Standby mode, $V_{IO}$ >2.5V, RXD output valid, see Figure	-20	20	V
		Standby mode, $V_{IO} \leq 2.5V$ , RXD output valid, see Figure	-12	12	
VIT	Input differential threshold voltage at	STB = 0V, $V_{CM}$ from -20V to 20V, see Figure 8-2	500	900	m
VII	normal mode	STB=0V, $V_{CM}$ from -30V to 30V, see Figure 8-2	400	1000	m
Vit(stb)	Input differential threshold at standby mode	STB = high, see Figure	400	1150	m
V <sub>DIFF D</sub>	Input differential threshold voltage at	STB=0V, $V_{CM}$ from -20V to 20V, see Figure 8-2	0.9	9	V
V DIFF_D	normal mode (dominant)	STB=0V, $V_{CM}$ from -30V to 30V, see Figure 8-2	1	9	
/	Input differential threshold voltage at	STB=0V, $V_{CM}$ from -20V to 20V, see Figure 8-2	-4	0.5	۰ <i>۱</i>
V <sub>DIFF_R</sub>	normal mode (recessive)	STB=0V, $V_{CM}$ from -30V to 30V, see Figure 8-2	-4	0.4	
V <sub>DIFF_D(STB)</sub>	Input differential threshold voltage at standby mode (dominant)	STB=high, see Figure 8-2	1.15	9	V
V <sub>DIFF_R(STB)</sub>	Input differential threshold voltage at standby mode (recessive)	STB=high, see Figure 8-2	-4	0.4	v
Vdiff_(hyst)	Input differential threshold hysteresis	normal mode	100		m
R <sub>IN</sub>	CANH/CANL input resistance	TXD = high, STB = 0, $V_{CM}$ = -30V to 30V	20	45	k
R <sub>DIFF</sub>	Differential input resistance	TXD = high, STB = 0, V <sub>CM</sub> = -30V to 30V	40	90	k
R <sub>DIFF</sub> (M)	Input resistance matching	V <sub>CANH</sub> = V <sub>CANL</sub> =5V	-1	1	%
I <sub>LKG</sub>	Input Leakage Current	V <sub>IO</sub> = V <sub>CC</sub> = 0V, V <sub>CANH</sub> = V <sub>CANL</sub> =5V		8	μ/
CIN	Input capacitance	CANH or CANL to GND, TXD=V <sub>CC</sub> , V <sub>I0</sub> = V <sub>CC</sub> , STB = 0	2	0	p
CIN DIFF	Differential input capacitance	CANH to CANL, TXD = High	1		p

## 7.6. Switching Characteristics

Over recommended operating conditions,  $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).

# 

# CA-IF1044-Q1 Version 1.04,2023/01/03

Shanahai (		Microelectronics	Co Itd
Shanyhart	Jilipanalog	INICI Delecti OFIICS	CO., Liu.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DRIVER						
t <sub>R</sub>	Differential output rise time	STB=0V, $R_L$ =60 $\Omega$ , $C_L$ =100pF , see Figure 8-1		30		ns
t <sub>F</sub>	Differential output fall time	STB=0V, R <sub>L</sub> = $60\Omega$ , C <sub>L</sub> = $100$ pF, see Figure 8-1		50		ns
tontxd	TXD propagation delay					
	(recessive to dominant)	STB = 0, $R_L$ =60 $\Omega$ , $C_L$ =100pF, see Figure 8-1		80		ns
t <sub>offtxd</sub>	TXD propagation delay			70		
	(dominant to recessive)	STB = 0, $R_L$ =60 $\Omega$ , $C_L$ =100pF, see Figure 8-1		70		ns
Tsk(p)	Pulse skew	STB=0V, $R_L$ =60 $\Omega$ , $C_L$ =100pF, see Figure 8-1		20		ns
t <sub>DOM</sub>	TXD-dominant Timeout	R <sub>L</sub> =60 Ω, C <sub>L</sub> open, see Figure 8-5	2	5	8	ms
RECEIVER						
tonrxd	RXD propagation delay	STD = 0.0 = 1 $CD = 0.00$ Figure		65		-
	(recessive to dominant)	STB = 0, $C_{RXD}$ =15pF, see Figure		00		ns
t <sub>offrxd</sub>	RXD Propagation delay	STB = 0, C <sub>RXD</sub> =15pF, see Figure		90		nc
	(dominant to recessive)	STD - 0, CRXD - 13pr, see Figure		30		ns
t <sub>R</sub>	Receiver output rise time	STB=0 V , C <sub>RXD</sub> =15pF, see Figure		10		ns
t <sub>F</sub>	Receiver output fall time	STB=0 V , C <sub>RXD</sub> =15pF, see Figure		10		ns
DEVICE						
	Total loop delay, driver input (TXD) to					
t <sub>loop1</sub>	receiver output (RXD), recessive to	$R_L=60\Omega$ , $C_L=100pF$ , see Figure 8-3		125 21	210	ns
	dominant					
	Total loop delay, driver input (TXD) to					
t <sub>loop2</sub>	receiver output (RXD), dominant to	$R_L$ =60 $\Omega$ , $C_L$ =100pF, see Figure 8-3		150	210	ns
	recessive					
t <sub>MODE</sub>	Mode change time, from normal to	see Figure 8-4			20	μs
	standby or from standby to normal				20	μ
-	Filter time for a valid wake up pattorn		0.5		1 0	
Twk_FILTER	Filter time for a valid wake-up pattern	see Figure 8-4	0.5		1.8	μs
T <sub>WK_FILTEROUT</sub>	Bus wake-up timeout	see Figure 8-4	0.8		6	ms
					-	_
	Bit time on CAN bus output pins with	STB = 0, R <sub>L</sub> =60Ω, C <sub>L</sub> =100pF, C <sub>RXD</sub> =15pF, see				<u> </u>
t <sub>bit(bus)</sub>	$t_{BIT(TXD)} = 500 \text{ ns}$	Figure 8-6	450		530	ns
	Bit time on CAN bus output pins with	STB = 0, $R_L$ =60 $\Omega$ , $C_L$ =100pF, $C_{RXD}$ =15pF, see		÷		
t <sub>bit(bus)</sub>	$t_{BIT(TXD)} = 200 \text{ ns}$	Figure 8-6	155		210	ns
	Bit time on RXD output pins with	STB = 0, $R_L=60\Omega$ , $C_L=100pF$ , $C_{RXD}$ =15pF, see				
t <sub>bit(rxd)</sub>	$t_{BIT(TXD)} = 500 \text{ ns}$	Figure 8-6	400		550	ns
	Bit time on RXD output pins with $STB = 0, R_L=60\Omega, C_L=100pF,$					+
t <sub>bit(rxd)</sub>	$t_{BIT(TXD)} = 200 \text{ ns}$	Figure 8-6	120		220	ns
	Receiver timing symmetry with t <sub>BIT(TXD)</sub>	STB = 0, $R_L$ =60 $\Omega$ , $C_L$ =100pF, $C_{RXD}$ =15pF, see		20	1	
t <sub>rec</sub>	= 500ns	Figure 8-6	-50		ns	
	Receiver timing symmetry with t <sub>BIT(TXD)</sub>	STB = 0, $R_L$ =60 $\Omega$ , $C_L$ =100pF, $C_{RXD}$ =15pF, see	·		+	
t <sub>rec</sub>	(IXD)	$C_{\rm RXD} = 100 {\rm M}^{-100} {\rm M}^{-10} {\rm M}^{-100} {$	-45		15	ns



# 8. Parameter Measurement Information




Figure 8-1. Transmitter Test Circuit and Timing Diagram







Figure 8-2. Receiver Test Circuit and Measurement

















Figure 8-5. Transmitting Dominant Timeout Timing Diagram





CA-IF1044-Q1



Shanghai Chipanalog Microelectronics Co., Ltd.




Figure 8-7. Driver Short Circuit Current Test Circuit and Measurement



# 9. Detailed Description

The CA-IF1044x family of devices is fault-protected Controller Area Network (CAN) transceiver, meets the ISO11898-2 (2016) high speed CAN physical layer standard. These devices are designed for harsh industrial and automotive applications with a number of integrated robust protection features set that improve the reliability of end equipment. All devices are fault protected up to ±58V for the bus pins, making them ideal for applications where overvoltage protection is required. A common-mode voltage range of ±30V enables communication in noisy environments where there are ground plane differences between different systems. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited and protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

A separate input  $V_{IO}$  allows the CA-IF1044Vx devices to communicate with logic systems down to 3.3V while operating up to a +5V bus supply. This provides a reduced input voltage threshold to the TXD and STB inputs, and provides a logic-high output at RXD compatible with the microcontroller's supply rail. The logic compatibility eliminates external logic level translator and longer propagation delay due to level shifting. Connect  $V_{IO}$  to  $V_{CC}$  to operate with +5V logic systems.

The CA-IF1044x devices can operate up to 5Mbps data rate and support CAN FD. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors, for CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower than the theoretical value.

#### 9.1. CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -120mV and +12mV, or when it is near zero(lower than 0.5V), see Figure 9-1 for the bus logic state voltage definition.




Figure 9-1. Bus Logic State Voltage Definition

#### 9.2. Receiver

The receiver of CA-IF1044x family of devices includes a main receiver to support normal bi-directional communication and a low-power receive channel to monitor the bus line and detect the wakeup event on the bus line during standby mode. In normal operation (STB = low), the main receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage  $V_{DIFF} =$ ( $V_{CANH}-V_{CANL}$ ), with respect to an internal threshold of 0.7V. If  $V_{DIFF} > 0.9V$ , a logic-low is present on RXD; If  $V_{DIFF} < 0.5V$ , a logichigh is present. The CANH and CANL common-mode range is ±30V in normal mode. See Figure 9-2 for the receiver input bias circuit.



# CA-IF1044-Q1 Version 1.04,2023/01/03

## Shanghai Chipanalog Microelectronics Co., Ltd.

Drive the STB pin high or leave it open for operating at standby mode, in this case, the main receiver is disabled and the low-power receive channel is enabled. This switches the receiver to a low current and low-speed state. The bus line is monitored by a low-power differential comparator to detect and recognize a wakeup event on the bus line. RXD is logic High until a valid wake-up is received. Once a valid remote wake-up event occurred, RXD transition to logic Low.

RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven in both normal mode and standby mode, see Table 9-1 for more details about the receiver truth table.

DEVICE MODE	$V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD
	V <sub>ID</sub> ≥0.9V	Dominant	Low
Normal STB = Low	0.5V < V <sub>ID</sub> <0.9V	Indeterminate	Indeterminate
	$V_{ID} \le 0.5V$	Recessive	High
Standby	V <sub>ID</sub> > 1.15V	Dominant	Low if a remote wake event occurred, otherwise output High.
STB = High or open	0.4V < V <sub>ID</sub> <1.15V	Indeterminate	Indeterminate
	$V_{ID} \le 0.4V$	Recessive	High
Any	Open (V <sub>ID</sub> ≈ 0V)	Open	High

#### Table 9-1. Receiver Truth Table




Figure 9-2. Receiver Input/Transmitter Output Bias Circuit

## 9.3. Transmitter

In normal operation (STB = Low), the transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in Table 9-2. The CA-IF1044x family of devices protects the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed and the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown temperature of the device.

Drive the STB pin high for standby mode, the transmitter is disabled and put the bus in high-impedance with internal weak pull-down to ground, see Figure 9-2.



Table 9-2. Transmitter Truth Table (When Not Connected to the Bus)

INPUT			OUTPUT			
STB	TXD	TXD LOW TIME	CANH	CANL	BUS STATE	
	Low	< t <sub>DOM</sub>	High	Low	Dominant	
Low	Low	> t <sub>DOM</sub>	V <sub>cc</sub> /2	V <sub>cc</sub> /2	Recessive	
	High or Open	Х	V <sub>cc</sub> /2	V <sub>cc</sub> /2	Recessive	
High or Open	Х	Х	High-Z	High-Z	Weak pull-down to GND	

**Note:** X = Don't care, High-Z = High impedance.

#### 9.4. Protection Functions

#### 9.4.1. Undervoltage Lockout

Both the CA-IF1044S-Q1/CA-IF1044D-Q1 and the CA-IF1044Vx family of devices have undervoltage detection on  $V_{CC}$  supply terminal. For CA-IF1044S-Q1/CA-IF1044D-Q1, when the supply voltage  $V_{CC}$  is less than  $V_{UN_vCC}$  and greater than  $Vuv_vcc_sd$ , if STB = high, will put the device into low-power standby mode; if STB = low, will put the device into shutdown mode. If the supply voltage  $V_{CC}$  is less than  $Vuv_vcc_sd$ , will put the device into shutdown and disable both receiver and driver, leave the bus in high-impedance. See Table 9-3 for more details.

#### Table 9-3. CA-IF1044S-Q1/CA-IF1044D-Q1 Undervoltage Lockout

V <sub>cc</sub>	DEVICE STATE	BUS OUTPUT	RXD
> V <sub>UV_VCC</sub>	Normal	Per TXD	Mirrors Bus
	Standby (STB = high)	Weak pull-down to GND	High until valid wake-up is received
$V_{UV_VCC} > V_{CC} > Vuv_vcc_sd$	Shutdown mode (STB = low)	High-Z	High
< Vuv_vcc_sd	Shutdown mode	High-Z	High-Z

The CA-IF1044Vx devices also feature undervoltage detection on  $V_{IO}$  supply terminal, if the supply voltage  $V_{IO}$  is less than  $V_{UV_{VIO}}$ , will disable both receiver and driver, put the device into shutdown mode. When  $V_{IO}$  is in valid level but  $V_{CC}$  is less than  $V_{UN_{VIO}}$ , if STB = high, will place the device into low-power standby mode; if STB = low, will put the device into shutdown mode. See Table 9-4 for the undervoltage lockout status of CA-IF1044Vx.

# Table 9-4. CA-IF1044Vx Undervoltage Lockout

V <sub>cc</sub>	V <sub>IO</sub>	DEVICE STATE	BUS OUTPUT	RXD
> V <sub>UV_VCC</sub>	> V <sub>UV_I0</sub>	Normal	Per TXD	Mirrors Bus
	NV.	Standby (STB = high)	Weak pull-down to GND	High until valid wake-up is received
< V <sub>UV_VCC</sub>	> V <sub>UV_IO</sub>	Shutdown mode (STB = low)	High-Z	High
> V <sub>UV_VCC</sub>	< V <sub>UV_I0</sub>	Shutdown mode	High-Z	High-Z
< V <sub>UV_VCC</sub>	< V <sub>UV_IO</sub>	Shutdown mode	High-Z	High-Z

Once the undervoltage condition is cleared and the supply voltage has returned to a valid level, the devices transition to normal mode after the  $t_{MODE}$  time has expired. The host controller should not attempt to send or receive messages until the  $t_{MODE}$  time has expired.



# CA-IF1044-Q1 Version 1.04,2023/01/03

## Shanghai Chipanalog Microelectronics Co., Ltd.

# 9.4.2. Fault Protection

The CA-IF1044x devices has an internal ±58V overvoltage protection circuit on the driver output and receiver input to protect the devices from accidental shorts between a local power supply and the data lines of the transceivers. This level of protection is present whether the transceiver is powered or un-powered.

# 9.4.3. Thermal Shutdown

If the junction temperature of the devices exceed the thermal shutdown threshold  $T_{TSD}$  (190°C), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown threshold.

# 9.4.4. Current-Limit

The CA-IF1044x protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

# 9.4.5. Transmitter-Dominant Timeout

The CA-IF1044x family of devices features a transmitter-dominant timeout ( $t_{DOM}$ ) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than  $t_{DOM}$ , the transmitter is disabled, releasing the bus to a recessive state (see Figure 9-3). After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The transmitter-dominant timeout limits the minimum possible data rate to 4kbps.




Figure 9-3. Transmitter-Dominant Timeout Protection



# 9.5. Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus.

## 9.6. Floating Terminals

These devices have internal pull-up on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to  $V_{CC}$  or  $V_{IO}$  to force a recessive input level if the terminal floats. The pin STB is also pulled up to force the device into standby mode if the terminal floats.

### 9.7. Operating Mode

All devices have two operating modes: normal mode and standby mode. Operating mode selection is made via the STB input.

#### 9.7.1. Normal Mode

Select the normal mode of devices operation by setting STB terminal to logic-low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a single-ended output on RXD.

#### 9.7.2. Standby and Wake-up

Drive STB pin high or leave it open for standby mode, which switches the transmitter off and disables the main receiver. The low-power receive channel is enabled and put the device to a low current and low-speed monitor state. Thus the supply current is reduced during standby mode. The bus line is monitored by the low-power bus monitor, a low-speed differential comparator, to detect and recognize a wakeup event on the bus line, see Table 9-5.

STB	MODE	DRIVER	RECEIVER
Low	Normal	Enabled	Enabled
High or open	Standby	Disabled	Low-power receive channel is enabled and monitor the bus line.

#### Table 9-5. Operating Mode

To improve the system operation reliability and prevent false wake-up, the CA-IF1044x devices' receiver features wake-up timeout detection and filtered CAN bus status wake-up detection according to the ISO 11898-2:2016 standard. This means, for a valid dominant or recessive to be considered, the bus must be kept in that state for more than the  $t_{WK_{FILTER}}$  time. For a remote wake-up event to successfully occur, a dominant bus level greater than  $t_{WK_{FILTER}}$  must be detected and received by the low-power receive channel first to initiate a wake-up event. Then the low-power monitor will wait for a valid dominant state, other bus traffic does not reset the bus monitor. Once the low-power receive channel detects a successful wake-up event (a series of valid dominant - recessive - dominant pulses) within the timeout value t  $\leq t_{WK_{TIMEOUT}}$ , RXD pulls low. CAN controller can drive the STB low based on this wake-up signal from RXD for normal operation. RXD is high until a valid wake-up is received during standby mode, see Figure 9-4 for more details.






Figure 9-4. Wake-up Detection

# 10. Application Information

The CA-IF1044x CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Figure 10-1, Figure 10-2 show the typical application circuit for the CA-IF1044S-Q1/CA-IF1044D-Q1 and CA-IF1044Vx, respectively. In Figure 10-2, connect the  $V_{IO}$  to the MCU logic-supply.




Figure 10-1. Typical Application Circuit for the CA-IF1044S-Q1/CA-IF1044D-Q1






Figure 10-2. Typical Application Circuit for the CA-IF1044Vx


All of the CA-IF1044x series devices can operate up to 5Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes, with careful design, and consider of high input impedance of the CA-IF1044x, designers can have many more nodes on the CAN bus.




CA-IF1044-Q1 Version 1.04,2023/01/03


11. Package Information

SOIC8 Package Outline





# **RECOMMENDED LAND PATTERN**




# Note:

1. Controlling dimensions are in millimeters.


Figure 11-1. SOIC8 Package Outline



## **DFN8** Package Outline




#### BOTTOM VIEW



COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	TYP	MAX	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A2		0.203		
b	0.25	0.30	0.35	
D	2.90	3.00	3.10	
D1	2.35	2.40	2.45	
E	2.90	3.00	3.10	
E1	1.55	1.60	1.65	
е	0.65BSC			
L	0.35	0.40	0.45	
K	0.20	-	-	
N	8			
aaa	0.08			
bbb	0.10			



TOP VIEW

## Note:

1. Controlling dimensions are in millimeters.

Figure 11-2. DFN8 Package Outline

12. Soldering Temperature (reflow) Profile





Figure 12-1. Soldering Temperature (reflow) Profile

Profile Feature	Pb-Free Assembly	
Average ramp-up rate(217 $^\circ\mathbb{C}$ to Peak)	3℃/second max	
Time of Preheat temp(from 150 $^\circ\!\mathrm{C}$ to 200 $^\circ\!\mathrm{C}$	60-120 second	
Time to be maintained above 217 $^\circ\!\mathrm{C}$	60-150 second	
Peak temperature	260 +5/-0 ℃	
Time within 5 $^\circ \!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	30 second	
Ramp-down rate	6 ℃/second max.	
Time from $25^{\circ}$ C to peak temp	8 minutes max	




# **13.** Tape and Reel Information

# **REEL DIMENSIONS**




#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
К0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF1044S-Q1	SOIC8	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1
CA-IF1044VS-Q1	SOIC8	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1
CA-IF1044D-Q1	DFN8	D	8	3000	330	12.4	3.35	3.35	1.13	8.00	12.00	Q1
CA-IF1044VD-Q1	DFN8	D	8	3000	330	12.4	3.35	3.35	1.13	8.00	12.00	Q1

#### \*All dimensions are nominal

# 

# CA-IF1044-Q1 Version 1.04,2023/01/03

Shanghai Chipanalog Microelectronics Co., Ltd.

14. Appendix

# Table 14-1. Comparison Table of Parameter Symbols in SO11898-2:2016 Standard and CA-IF1044 Datasheet

ISO 11898-2:2016	CA-IF1044 Datasheet									
Parameter	Note	Symbol	Parameter							
HS-PMA dominant output characteristics										
Single ended voltage on CAN_H	Vcan_h	Vo(dom)	dominant output voltage							
Single ended voltage on CAN_L	VCAN_L									
Differential voltage on normal bus load	VDiff	Vod(dom)	dominant differential output voltage							
Differential voltage on effective resistance during arbitration										
Optional: Differential voltage on extended bus load range										
HS-PMA driver symmetry		•								
Driver symmetry	Vsym	Vsym	transmitter voltage symmetry							
Maximum HS-PMA driver output current		1	•							
Absolute current on CAN_H	ICAN_H		dominant short-circuit output current							
Absolute current on CAN_L	ICAN_L	los(ss_dom)								
HS-PMA recessive output characteristics, bus biasing active/inactive										
Single ended output voltage on CAN_H	Vcan_h									
Single ended output voltage on CAN_L	VCAN_L	VO(REC)	recessive output voltage							
Differential output voltage	VDiff	VOD(REC)	recessive differential output voltage							
Optional HS-PMA transmit dominant timeout										
Transmit dominant timeout, long		tdom								
Transmit dominant timeout, short	tdom		TXD dominant time-out time							
HS-PMA static receiver input characteristics, bus biasing active/inact	tive	1								
Recessive state differential input voltage range	VDiff	VIT	differential receiver threshold voltage							
Dominant state differential input voltage range										
HS-PMA receiver input resistance (matching)										
Differential internal resistance	Rdiff	Rdiff	differential input resistance							
Single ended internal resistance	Rcan_h Rcan_l	R <sub>IN</sub>	input resistance							
Matching of internal resistance	m <sub>R</sub>	Rdiff(m)	input resistance deviation							
HS-PMA implementation loop delay requirement										
Loop delay	<b>t</b> 1	tloop2	delay time from TXD HIGH to RXD HIGH							
	tLoop	tloop1	delay time from TXD LOW to RXD LOW							
Optional HS-PMA implementation data signal timing requirements Mbit/s up to 5 Mbit/s	for use with	bit rates above	e 1 Mbit/s up to 2 Mbit/s and above 2							
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	tBit(Bus)	tbit(BUS)	transmitted recessive bit width							
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	tBit(RXD)	tbit(RXD)	bit time on pin RXD							
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	ΔtRec	ΔtRec	receiver timing symmetry							
HS-PMA maximum ratings of $V_{\text{CAN}_{-}\text{H}}$ , $V_{\text{CAN}_{-}\text{L}}$ and $V_{\text{Diff}}$		1								
Maximum rating V <sub>Diff</sub>	VDiff	V(DIFF)	voltage between pin CANH and pin CANL							
General maximum rating $V_{\text{CAN}\_\text{H}}$ and $V_{\text{CAN}\_\text{L}}$	Vcan_h Vcan_l	V(BUS)	voltage on CANH, CANL pin							
Optional: Extended maximum rating VCAN_H and VCAN_L		v(803)								



# 15. Important Statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

#### **Trademark information**

Chipanalog Inc.<sup>®</sup> and Chipanalog<sup>®</sup> are registered trademarks of Chipanalog.



http://www.chipanalog.com